OpenAI: Develops artificial intelligence models and generative AI software services.
Senior RTL engineer with deep Verilog/SystemVerilog expertise, SoC interconnect/NoC experience, protocol knowledge (AXI, APB, CXL, PCIe, Ethernet), RTL signoff flows, and track record from microarchitecture through tape-out.
AppleNASDAQ: AAPL: Designs and sells consumer electronics, software, and online services.
10+ YOEBachelor's degree with 10 years experience in front-end ASIC RTL design; strong collaboration and communication skills; experience with DMA engines, memory controllers, interconnects, and AMBA protocols.
AppleNASDAQ: AAPL: Designs and sells consumer electronics, software, and online services.
Join a wireless system-on-chip team to drive energy-efficient silicon design, verification, emulation, and cross-discipline integration across RF/Analog, Systems/PHY/MAC, VLSI/RTL, and FW/SW domains.
Atom Computing: Building scalable quantum computers using arrays of neutral atoms.
5+ YOESenior FPGA engineer with 5+ years in FPGA/digital design; BS in EE/Physics or related field; strong SystemVerilog, RTL, Xilinx Vivado, Zynq, C/C++, Python; Linux experience; willing to learn quantum concepts.
Director, Product Engineering Practice Specialist (Semiconductor)
San Francisco or Austin
$200k-$280k/yrOnsiteFull Time
WiproNYSE: WIT: Global technology services and consulting for digital transformation.
15+ YOE15+ years in semiconductor/product engineering with deep expertise in silicon, SoC, RTL, verification, validation, embedded software, solutioning, and client advisory for large-scale engineering transformations.
Research Engineer, Chip Design RL (Reinforcement Learning)
San Francisco or New York City
$500k-$850k/yrHybridFull Time
Anthropic: Developing safe and reliable artificial intelligence systems.
Bachelor's or equivalent, expertise in ASIC/FPGA design and EDA tools, experience with RTL, verification (UVM, formal methods), physical design and tapeout experience; RL experience and tooling experience preferred.
AppleNASDAQ: AAPL: Designs and sells consumer electronics, software, and online services.
Digital-focused design verification for pre-silicon IP: DV methodology, test-plan and verification environment development, test writing, debug, coverage, and RTL sign-off for tape-out.
AppleNASDAQ: AAPL: Designs and sells consumer electronics, software, and online services.
10+ YOEBS with 10+ years in RF/mixed-signal verification; SystemVerilog/UVM experience; HDL (SystemVerilog/Verilog); Python/Matlab a plus; familiarity with analog/RF blocks; VLSI/RTL integration.
El Segundo or Los Angeles or Washington or San Francisco or Seattle or London
$160k-$225k/yrOnsiteFull Time
CHAOS Industries: Develops advanced radar and sensing systems for modern defense.
5+ YOEBachelor's in a relevant field, 5+ years FPGA RTL design experience, Verilog/SystemVerilog, AXI protocols, Vivado and SoC FPGA experience, Bash/Python scripting, U.S. Person required.
OpenAI: Develops artificial intelligence models and generative AI software services.
7+ YOE7+ years of customer-facing technical delivery leadership, deep semiconductor workflow expertise (RTL, verification, EDA tooling), experience shipping AI/LLM systems, strong execution and communication skills.
El Segundo or Los Angeles or Washington or San Francisco or Seattle or London
$160k-$225k/yrOnsiteFull Time
CHAOS Industries: Develops advanced radar and sensing systems for modern defense.
5+ YOEBachelor's in CE/EE/CS, 5+ years FPGA RTL design experience, Verilog/SystemVerilog, AXI protocols, Vivado/SoC FPGAs, TCP/UDP/IP and serial protocols, Bash/Python scripting; U.S. Person required.
IonQNYSE: IONQ: Develops and sells trapped-ion quantum computers and cloud services.
3+ YOEBachelor's in EE (or related) with 6+ yrs or Master's with 3+ yrs; 3+ yrs space/LEO electronics design; experience with power, analog, mixed‑signal, radiation testing/mitigation; LTSpice proficiency; high‑speed PCB design and lab test equipment experience; must be U.S. Person.
LTSpice, FPGA, MCU, RTL, AS9100, Oscilloscope, VNA, Spectrum Analyzer, Power Supply, Function Generator, DVM
Quadric: Designing licensable processor IP for on-device AI inference.
5+ YOE5–8 years PM experience on hardware/silicon; architecture fluency; customer-facing track record; IP-licensing experience; agentic AI tool use; degree in EE/CE/CS; Bay Area resident or relocation-ready.
Member of Technical Staff - Low Level & Kernels Capabilities
San Francisco or Toronto or Seattle
$200k-$350k/yrOnsiteFull Time
Preference Model: Building reinforcement learning environments to train frontier AI models.
Experienced low-level systems engineer fluent in C/C++/CUDA and Python, kernel and kernel-optimization experience, hardware-aware coding, familiarity with LLMs, and ability to design robust, ungameable RL environments.