3w
Save
Mark Applied
Hide
RTL Design/AMS Verification Engineer
Richardson, Texas, United States
RemoteFull Time
5+ YOE5+ years IC design experience; Verilog RTL design and verification experience; Cadence/Synopsys flows; AMS simulation, synthesis and APR; Bachelor's degree in Electrical Engineering; US work authorization (ITAR) required.
Verilog, Cadence, Synopsys, Python, Perl, Tcl, SKILL
3mo
Save
Mark Applied
Hide
RTL Design Engineer
Austin, Texas, United States
OnsiteFull Time
Bachelor's degree in Electrical Engineering; experience with RTL design, Verilog/SystemVerilog, DSP, and mixed-signal/analog integration.
Verilog, SystemVerilog, DSP, Scripting (Python, Perl), Synthesis, Verification, DFT, Lint tools
3mo
Save
Mark Applied
Hide
ASIC Verification Engineer
Austin, Texas, United States
$116k-$190k/yr HybridFull Time
2+ YOEBS/MS in Electrical or Computer Engineering; 2+ years ASIC/RTL verification; pre-silicon verification (UVM, SystemVerilog); RTL verification; Perl/Python; debugging; exposure to verification tools; strong communication.
UVM, SystemVerilog, Perl, Python, dc_shell, VCS, GDB, Debussy
3w
Save
Mark Applied
Hide
Senior Firmware Verification Engineer
Austin, Texas, United States
OnsiteFull Time
5+ YOEBS/MS in EE or Computer Engineering required; 5+ years firmware verification experience in pre-silicon; SystemVerilog, C, Python/Perl skills; familiarity with RTL, emulation, and lab test equipment.
SystemVerilog, UVM, C, Python, Perl, RTL, FPGA, QEMU, SimVision, Verdi, oscilloscopes, power supplies, logic analyzers
2w
Save
Mark Applied
Hide
CPU Core RTL Design Engineer
Austin, Texas, United States
HybridFull Time
Design and implement CPU core RTL, contribute to microarchitecture, collaborate with verification and physical design, and debug pre/post-silicon issues; Bachelor’s+ in EE/CE preferred.
Verilog, SystemVerilog, Python, Tcl
1mo
Save
Mark Applied
Hide
Staff Design Verification Engineer, HBM Architecture
Richardson, Texas, United States
OnsiteFull Time
7+ YOEBachelor's in EE/CE, 7+ years verification engineering experience (including 5+ years in digital/analog/mixed-signal), 4+ years custom or RTL verification, strong communication and independent verification strategy skills.
Verilog, FastSpice, GenAI, RTL
2d
Save
Mark Applied
Hide
ASIC SoC Verification Engineer (788438)
Austin, Texas, United States
HybridFull Time
Experience in SoC/IP/SubSystem verification, SystemC/TLM and RTL environments, hardware emulation, knowledge of high-speed interfaces, strong problem-solving and communication;BS required, MS preferred.
SystemC/TLM, RTL, hardware emulation
2d
Save
Mark Applied
Hide
ASIC SoC Verification Engineer
Austin, Texas, United States
OnsiteFull Time
Experience in SoC/IP/Subsystem verification, SystemC/TLM and RTL verification, hardware emulation familiarity, strong problem-solving and communication; BS required (MS preferred).
SystemC, TLM, RTL, hardware emulation
3mo
Save
Mark Applied
Hide
Sr/Staff Design Verification Engineer, HBM Verification Architecture
Richardson, Texas, United States
OnsiteFull Time
4+ YOEBachelor's in EE/CE, 4+ years verification engineering experience (digital/analog/mixed-signal), 2+ years in custom or RTL verification flows, strong debug and communication skills, EM/SoC verification experience preferred.
Verilog, FastSpice, RTL2GDS, GenAI
1mo
Save
Mark Applied
Hide
Senior ASIC Verification Engineer
Austin, Texas, United States
$136k-$265k/yr OnsiteFull Time
3+ YOE3+ years relevant experience, Bachelor's/Master's in Computer or Electrical Engineering (or equivalent), proficiency in System Verilog, UVM, Python, Verilog, RTL, and familiarity with VCS and Verdi.
System Verilog, UVM, Python, Verilog, RTL, VCS, Verdi
1mo
Save
Mark Applied
Hide
ASIC Verification Engineer
Austin, Texas, United States
OnsiteFull Time
5+ YOE5+ years verification experience, 2+ full block/system verification cycles, deep VLSI verification knowledge, experience with SystemVerilog/UVM/eRM, familiarity with data-paths/protocols (Ethernet preferred), mentoring and cross-team collaboration.
SystemVerilog, UVM, eRM, RTL, Ethernet
2mo
Save
Mark Applied
Hide
Principal Design Verification Engineer (Silicon Engineering)
Austin or Irvine or Redmond or Sunnyvale
OnsiteFull Time
10+ YOEBachelor’s in electrical/computer engineering or CS; 10+ years in design verification/test benches; UVM/OVM/VMM; RTL design; Python scripting; open to extended hours.
UVM, OVM, VMM, Python, RTL design
3mo
Save
Mark Applied
Hide
Design Verification (DV) Engineer
Austin or Boulder or Chicago or London or New York City
$175k-$250k/yr OnsiteFull Time
2+ YOE2+ years RTL verification for FPGA/ASIC; SystemVerilog/UVM; Python; Linux; Verilator; Cocotb; C++ is a plus.
SystemVerilog, UVM, Python, Verilator, Cocotb, Linux, C++
1mo
Save
Mark Applied
Hide
Staff RTL Design Engineer - CPU LS/PF/MMU
Santa Clara or Austin
$179k-$219k/yr OnsiteFull Time
3+ YOEBS/MS in CS/CE/EE or equivalent, 3+ years design experience, CPU RTL design experience, proficiency in Verilog/System Verilog/VHDL, strong software engineering (OOP, functional, TDD), verification skills (SVA, coverage).
Chisel, FIRRTL, Verilog, System Verilog, VHDL, Scala, Bluespec, RISC-V, Git/Github, Jira, Confluence, SVA
1mo
Save
Mark Applied
Hide
Senior ASIC Design Verification Engineer - Terawave
Los Angeles or Seattle or California or Washington or Texas or United States
$230k-$323k/yr RemoteFull Time
Blue Origin: Develops reusable rockets and systems for human spaceflight.
8+ YOEBS/MS in EE/CE, 8+ years ASIC/SoC verification experience, deep System Verilog and UVM expertise, verification planning, coverage closure, RTL/debugging, cross-functional collaboration.
System Verilog, UVM, RTL
1mo
Save
Mark Applied
Hide
Digital Design Verification Engineer
Bristol or Austin
£125k/yr OnsiteFull Time
5+ YOE5+ years in digital verification for high-performance ASICs/SoCs; strong SystemVerilog, SVA, UVM, Cocotb, formal verification, CDC/RDC, and algorithm modelling (MATLAB/Simulink or Python/NumPy) skills; experience with high-speed IP (SerDes, DDR/HBM, PCIe).
SystemVerilog, UVM, SVA, CocoTB, MATLAB/Simulink, Python, NumPy, Jasper, FPGA, RTL simulation, formal verification, linting, CDC/RDC, STA, UPF, CPF, gate-level simulation
1mo
Save
Mark Applied
Hide
Senior Design Verification Engineer
Austin, Texas, United States
OnsiteFull Time
4+ YOEBachelor's in EE/CE/CS required, 4+ years IP/SoC design or verification experience, Verilog/SystemVerilog/UVM skills, SVA and verification (test planning, simulation, debug), familiarity with Python, C/C++, Perl, TCL and AI/ML tools; ARM AMBA knowledge a plus.
Verilog, SystemVerilog, UVM, System Verilog Assertion (SVA), Python, C/C++, Perl, TCL, Makefiles, AI/ML tools, ARM AMBA, RTL
3mo
Save
Mark Applied
Hide
Design Verification Engineer - Interface IP
Austin or San Jose
$150k-$275k/yr OnsiteFull Time
5+ YOE5+ years in design verification; SystemVerilog/UVM; experience with IP interfaces (PCIe, Ethernet, AXI/AMBA, ARM/ARC); able to collaborate across RTL, software, and emulation; thrives in a fast-paced startup.
SystemVerilog, UVM, PCIe, Ethernet, AXI/AMBA, ARM/ARC CPUs
2d
Save
Mark Applied
Hide
ASIC Engineer, Design Verification
Sunnyvale or Austin
$114k-$172k/yr OnsiteFull Time
2+ YOEBachelor's in CS/CE or equivalent,2+ years SystemVerilog/UVM or C/C++ hardware verification, experience with EDA simulation tools and scripting (Python,TCL,Perl,Shell),and RTL debug/root-cause analysis.
SystemVerilog, UVM, C, C++, Python, TCL, Perl, Shell, EDA simulation tools, Emulation
1w
Save
Mark Applied
Hide
Mixed-Signal Design Verification Engineer | Custom
Dallas, Texas, United States
OnsiteFull Time
8+ YOE8+ years design verification experience with 4+ years on high-speed clock/data paths; strong mixed-signal and digital verification, analog and digital design knowledge, timing verification, and scripting/automation skills.
Verilog, SystemVerilog, Verilog-AMS, Cadence Virtuoso, Spectre, Simvision, Starfish, CDDS, RTL
Explore Jobs
Expand Your Job Search
Top Cities in Texas for Rtl Verification Engineer
- Rtl Verification Engineer jobs in Houston, TX
- Rtl Verification Engineer jobs in San Antonio, TX
- Rtl Verification Engineer jobs in Dallas, TX
- Rtl Verification Engineer jobs in Austin, TX
- Rtl Verification Engineer jobs in Fort Worth, TX
- Rtl Verification Engineer jobs in El Paso, TX
- Rtl Verification Engineer jobs in Arlington, TX
- Rtl Verification Engineer jobs in Corpus Christi, TX
- Rtl Verification Engineer jobs in Plano, TX
- Rtl Verification Engineer jobs in Laredo, TX
- Rtl Verification Engineer jobs in Lubbock, TX
- Rtl Verification Engineer jobs in Garland, TX
- Rtl Verification Engineer jobs in Irving, TX
- Rtl Verification Engineer jobs in Amarillo, TX
- Rtl Verification Engineer jobs in Grand Prairie, TX
- Rtl Verification Engineer jobs in Brownsville, TX
- Rtl Verification Engineer jobs in McKinney, TX
- Rtl Verification Engineer jobs in Frisco, TX
- Rtl Verification Engineer jobs in Pasadena, TX
- Rtl Verification Engineer jobs in Mesquite, TX