3mo
Save
Mark Applied
Hide
SoC Physical Design Engineer, PnR
San Jose or United States
OnsiteFull Time
10+ YOEBS plus 10+ years in physical design; MS preferred; experience with SOC PnR and floorplanning; strong communication.
floorplanning tools, PnR flows, global timing verification, physical design verification flows
1mo
Save
Mark Applied
Hide
Sr. Principal Engineer, SoC Architect
San Jose, California, United States
$250k-$304k/yr OnsiteFull Time
15+ YOE15+ years in SoC/system architecture; strong high-speed I/O and interconnect knowledge; leadership, cross-functional collaboration.
PCIe, PCIe Gen5, PCIe Gen6, CXL/UCIe, HBM, SerDes, Ethernet, USB, Memory interconnect, Interconnect
2mo
Save
Mark Applied
Hide
SoC Architect
San Jose or United States
$175k-$350k/yr HybridFull Time
18+ YOEBachelor's/Master's/PhD in EE/Computer Engineering or related; 18+ years in SoC/system architecture; expertise in high-speed IO, data movement, performance modeling, and cross-functional collaboration.
UCIe, PCIe, CXL, UALink, ESUN, Ethernet
3mo
Save
Mark Applied
Hide
Design Verification Engineer - SoC
San Jose, California, United States
$150k-$275k/yr OnsiteFull Time
Design verification for ASIC/SoC; SystemVerilog and Python; performance modeling; test benches and verification infrastructure.
SystemVerilog, Python
2mo
Save
Mark Applied
Hide
Embedded SoC Architect
Austin or San Jose
$156k-$268k/yr OnsiteFull Time
Experience architecting SoC, processor, accelerator and I/O subsystems; memory and I/O knowledge; BS/MS/PhD in EE/CS; located in Austin, TX or San Jose, CA.
C, C++, HDL, ARM, RISC-V, x86, PCIe, Ethernet, USB, DDR, LPDDR, ONFI, AXI, Firmware, SoC Architecture
1w
Save
Mark Applied
Hide
SoC Digital Verification Engineer, Multimedia Lab
San Jose, California, United States
$156k-$317k/yr OnsiteFull Time
1+ YOEBachelor's in a related field,1+ years ASIC/SoC verification experience,mastery of SystemVerilog and UVM,proficiency with simulation/debug tools and Python/Perl/Shell scripting.
SystemVerilog, UVM, VCS, Incisive, Questa, Verdi, Python, Perl, Shell, Palladium, ZeBu, JasperGold, FPGA, ASIC
2mo
Save
Mark Applied
Hide
Staff/Principal Engineer - Design Verification (SoC expert/lead)
San Jose, California, United States
$168k-$336k/yr OnsiteFull Time
10+ YOE10+ years SoC verification; SystemVerilog/UVM; PCIe/NVMe/NAND/DDR; emulation; Gen-AI tools; leadership in verification
SystemVerilog, UVM, PCIe, NVMe, NAND, DDR, emulation, Gen-AI tools
3mo
Save
Mark Applied
Hide
SoC Performance Architect
San Jose, California, United States
$208k/yr OnsiteFull Time
7+ YOE7+ years with Bachelor's in CS/Engineering or 5+ with Master, or 3+ with PhD; strong modeling/analysis skills; C/C++, Python; CPU/GPU/memory subsystems experience; gem5 preferred.
C, C++, Python, gem5, CPU, GPU, memory subsystems
2mo
Save
Mark Applied
Hide
Sr. Principal SoC Architect (AI2501)
San Jose, California, United States
$231k-$358k/yr OnsiteFull Time
20+ YOEMS or PhD in EE/CS, 20+ years developing hardware-focused products, 3+ years architecting and tape-out of complex ML SoCs, strong ML/math foundation, HW/SW co-design and industry/publication experience.
1mo
Save
Mark Applied
Hide
Senior SoC Network Subsystem Architect
Santa Clara or Hillsboro or Folsom or Austin or Phoenix or San Jose
$164k-$269k/yr HybridFull Time
7+ YOEBachelor's in EE/CE/CS and 7+ years building networking ASIC/SoC/IPU/DPU architectures, high-speed packet processing pipelines, and system-level tradeoffs; experience with programmable datapaths (P4) preferred.
P4
2mo
Save
Mark Applied
Hide
Staff/Principal Engineer - Design Verification (SoC expert/lead)
San Jose, California, United States
$168k-$336k/yr OnsiteFull Time
10+ YOEBachelor's in EE/CS or equivalent, 10+ years SoC verification experience, expert SystemVerilog and UVM, experience developing SoC test plans, emulation exposure, and leadership in complex verification programs.
SystemVerilog, UVM, Gen-AI
3w
Save
Mark Applied
Hide
Principal SoC Integration Flow Architect - Automation
San Jose or San Diego
$211k-$286k/yr OnsiteFull Time
8+ YOEExpertise in SoC integration and RTL design, scripting (Python/Perl/Tcl/C++), familiarity with IP-XACT and EDA integration; 8+ years experience preferred.
Python, Perl, Tcl, C++, IP-XACT, Verilog, SystemVerilog
2mo
Save
Mark Applied
Hide
Principal Engineer, SOC IP Systems & Lifecycle Management
San Jose, California, United States
$175k-$230k/yr OnsiteFull Time
Lead IP lifecycle platform development; audit and qualify IP; run EDA tools; ensure IP deliverables are integrable and manufacturable; collaborate with vendors and internal IP teams.
EDA tools, Scripting (Tcl, Python), SystemVerilog, Liberty, LEF/DEF, Sign-off tools
2w
Save
Mark Applied
Hide
SoC uArchitect / Architect – Automotive, Safety Island, ARM Processor Subsystems and Edge AI Platforms
San Jose, California, United States
$133k-$190k/yr OnsiteFull Time
8+ YOEBachelor's in EE/CE/CS, 8+ years SoC/embedded/processor subsystem experience, 3+ years subsystem architecture and ARM experience, familiarity with AXI/APB/AHB, DDR, RTL/firmware integration, system-level debug and performance analysis.
ARM, AXI, APB, AHB, DDR, PCIe, Ethernet, MIPI, USB, Linux, RTOS, FPGA, RTL
2mo
Save
Mark Applied
Hide
Principal, Security Engineer SOC
San Jose, California, United States
$156k-$224k/yr OnsiteFull Time
8+ YOE8-10 years in security with 3+ years in senior/architect roles; strong cloud, IAM, zero trust, and data security experience.
Firewalls, Intrusion Detection Systems, SIEM, SOAR, XDR, Email Security, DLP, CASB, CNAPP, Vulnerability Scanning, Threat Intelligence, Penetration Testing, AWS, Azure, Zero Trust, IAM, Data Encryption, Endpoint Protection, IoT Security, DevSecOps, Product Security
1mo
Save
Mark Applied
Hide
AI/ML Staff Software Engineer
Richardson or Austin or Dallas or San Jose
$106k-$184k/yr OnsiteFull Time
5+ YOEBS (required) or MS (preferred) in EE/CE/CS, 5+ years in systems engineering/hardware architecture/ML systems or performance engineering, deep CPU/SoC expertise, MLIR/IREE/TVM/TFLite familiarity, strong cross-functional communication; US work authorization required.
MLIR, IREE, TVM, TFLite, MIPS, S8200, SoC, CPU, AVX, NEON, RVV, AMX, SME, RISC-V, DDR, LPDDR
3d
Save
Mark Applied
Hide
Software Engineer Support - SOC Security Information Management
Rancho Cordova or Sacramento or Vacaville or San Jose
OnsiteFull Time
5+ YOE5+ Mgmt5+ years cloud and software engineering experience (.Net/.Net Core), database and analytics, REST/SOAP APIs, SQL/KQL, GIT, cloud security, automated testing, and SIEM/SOAR training.
.Net, .Net Core, REST, SOAP, SQL, Kusto Query Language (KQL), GIT, GitHub, Azure DevOps, GitHub Actions, Docker, SIEM, SOAR
2mo
Save
Mark Applied
Hide
Product Test Development Engineer
San Jose, California, United States
$169k-$241k/yr HybridFull Time
9+ YOEBachelor’s or higher in Electrical/Computer Engineering; 9+ years in SOC/VLSI bring-up, characterization, and product engineering; strong Advantest 93000 tester experience.
Advantest 93000 tester, JMP
1w
Save
Mark Applied
Hide
Application Engineer, Customer Engagement
San Jose, California, United States
$124k-$191k/yr FieldFull Time, Contract
4+ YOEBachelor's in engineering or computer science, minimum 4 years engineering experience, RTL/HDL and verification skills (SystemVerilog/Verilog), scripting (Python/Perl/TCL), SoC and high-speed interfaces, EDA customer support experience, willing to travel across the US.
Electronic Design Automation (EDA), SystemVerilog, Verilog, Python, Perl, TCL, PCIe, AXI, CHI, DDR
3mo
Save
Mark Applied
Hide
Technical Staff Engineer - Emulation
San Jose or Roseville
$91k-$232k/yr OnsiteFull Time
12+ YOEBachelor's in Electrical or Computer Engineering; 12+ years in ASIC development and emulation; strong problem solving and communication; experience with PCIe, Cadence Palladium/Protium; UVM testbenches; SoC emulation expertise.
Cadence Palladium, Cadence Protium, PCIe, DDR, ONFI, AMBA AXI, SAS, NVMe, UVM, BFM, C
Explore Jobs