1mo
Save
Mark Applied
Hide
Principal Engineer, Digital Design Engineering
Chandler or Wilmington
$152k-$227k/yr OnsiteFull Time
12+ YOE12+ years in digital design engineering with SoC architecture expertise, multi-domain technical mastery, ability to define technical strategy, lead architecture, drive innovation, mentor engineers, and engage with customers and industry.
2mo
Save
Mark Applied
Hide
ASIC Digital Design Engineer-17369
Boxborough or Markham or Mississauga or Ottawa
$138k-$208k/yr OnsiteFull Time
Experienced ASIC digital designer/verifier with Verilog, Perl, Tcl, and Python skills; knowledge of RTL design/verification, static timing analysis, synthesis, simulation, and debugging; HBM/DDR protocol experience preferred.
Verilog, Perl, Tcl, Python
1mo
Save
Mark Applied
Hide
Lead, Digital Design Engineer (38427)
Londonderry, New Hampshire, United States
OnsiteFull Time
9+ YOE9+ years firmware/FPGA development experience, VHDL/Verilog expertise, microcontroller interfacing, firmware architecture design, simulation and verification, strong communication and organization skills.
VHDL, Verilog, OrCAD, PSpice, Cadence Allegro, Git, Jira, Jenkins, DOORS, ModelSim, Microchip, Xilinx, Altera (Intel)
1w
Save
Mark Applied
Hide
Senior Digital ASIC Design Engineer
Cambridge, Massachusetts, United States
$82k-$220k/yr OnsiteFull Time
5+ YOERequires 5+ years ASIC hardware engineering experience, bachelor's in engineering (master's preferred), proficiency with Cadence/Synopsys flows, SystemVerilog/Verilog/VHDL, and an active US Secret clearance.
Cadence, Synopsys, System Verilog, Verilog, VHDL, LINT
1mo
Save
Mark Applied
Hide
Staff Engineer, Digital ASIC Design (CONTRACT)
Burlington or New York
HybridContract
8+ YOEBS/MS/PhD in EE/CE; 8+ yrs in digital IC/ASIC/SoC; RTL ownership; SystemVerilog/Verilog; high-throughput datapaths; silicon constraints; SV/UVM; Python/cocotb; post-silicon bring-up.
SystemVerilog/Verilog, UVM, Python, cocotb, RTL, RTL verification, Fixed-point modeling
1mo
Save
Mark Applied
Hide
Digital IC Design Engineer - Early Career
Westborough, Massachusetts, United States
$109k-$161k/yr OnsiteFull Time
1+ YOEBachelor's in CS/EE or related with 1-3 years experience (or Master's/PhD); strong computer architecture, micro-architecture design, RTL coding (Verilog/VHDL), verification knowledge; Perl/Python/Tcl a plus.
Verilog, VHDL, Perl, Python, Tcl
1mo
Save
Mark Applied
Hide
Digital Electrical Engineer (Digital EE)
Natick, Massachusetts, United States
OnsiteFull Time
3+ YOEBS in Electrical Engineering; MS preferred; experience with digital hardware design (FPGA/embedded); PCB design (Altium); embedded interfaces knowledge.
FPGA, VHDL, Verilog, Altium, PCB design, Embedded systems
1mo
Save
Mark Applied
Hide
Digital & Power Circuit Design Engineer Sr Staff
Andover or Chelmsford
$140k-$246k/yr OnsiteFull Time
8+ YOEBS in EE or STEM plus 8+ years (6+ with MS); extensive digital and power circuit design, troubleshooting, test and simulation experience; eligible for Secret clearance and U.S. citizenship required.
Cadence, Mentor, Altium
1d
Save
Mark Applied
Hide
Digital Engineer V
Huntsville or Exeter or Plainview or Hauppauge or Colorado Springs or Colorado
$150k-$200k/yr OnsiteFull Time
10+ YOEBachelor's in Electrical or Computer Engineering, minimum 10 years experience in digital hardware design, expertise in FPGA and high-speed interfaces, signal/power integrity, schematic capture, and hardware verification.
Siemens DXDesigner, Altium Designer, Hyperlynx SI/PI
1mo
Save
Mark Applied
Hide
Digital IC Design Engineer - Early Career
Westborough, Massachusetts, United States
$109k-$161k/yr OnsiteFull Time
1+ YOEBachelor’s degree in CS/EE or related (or advanced degree), 1+ years experience (1-3 yrs typical), knowledge of computer architecture, micro-architecture, RTL coding, Verilog/VHDL; Perl/Python/Tcl a plus; strong teamwork and problem-solving skills.
Verilog, VHDL, Perl, Python, Tcl
1w
Save
Mark Applied
Hide
Principal FPGA Digital Design Engineer - Sign-on Bonus
Nashua, New Hampshire, United States
OnsiteFull Time
6+ YOESecret-clearable engineer with 6+ years FPGA/ASIC experience, VHDL/Verilog RTL coding, timing closure, lab debug, familiarity with high-speed interfaces and revision control.
VHDL, Verilog, Xilinx Vivado, Intel/Altera Quartus, ChipScope, SignalTap, ILA, Modelsim, Questa, GIT, CVS, Clearcase, Subversion, Perl, Tcl, Python, shell, Matlab, Simulink, UVM, SystemVerilog, C, C++
2mo
Save
Mark Applied
Hide
Senior Digital Engineer
Sydney or Sydney or Irvine or Boston or Bangalore or Cambridge or Hangzhou or Taipei or Tokyo or Sydney
OnsiteFull Time
5+ YOE5+ years as Senior Digital Engineer; strong Verilog/SystemVerilog; RTL design; low-power techniques; collaborate with firmware/PHY teams.
Verilog/SystemVerilog, C, Python, Tcl, Shell, Makefiles, UPF/CPF, Scripting and automation
2mo
Save
Mark Applied
Hide
Principal Electrical Design Engineer
Phoenix or Huntsville or Cypress or Andover or Chantilly or Alpharetta or Torrance or Gulf Breeze
OnsiteFull Time
6+ YOEBS in Electrical/Computer Engineering; 6+ years embedded hardware design; high-speed digital design; lead and mentor engineers; travel; security clearance awareness
Cadence Allegro, Mentor, JAMA, DOORS, JIRA, Confluence, FMEA/DFM/DFT
2mo
Save
Mark Applied
Hide
Senior Digital Electrical Engineer (ONSITE)
Marlb0rough, Massachusetts, United States
$87k-$165k/yr OnsiteFull Time
5+ YOE5+ years as electrical engineer; digital/mixed-signal CCA; PCB design; Schematic capture; ECAD; Design verification.
ECAD, PCB Design, Schematic Design, Design Verification, IEEE Standards, IPC Standards
2mo
Save
Mark Applied
Hide
Digital Hardware Engineer
Nashua, New Hampshire, United States
$133k-$226k/yr HybridFull Time
8+ YOEBachelor's degree and ~8 years' experience (or equivalent); high-speed digital circuit/card design, system integration and test experience; eligible for DoD security clearance; FPGA, PCIe, Ethernet, SERDES experience.
FPGA, PCIe, Ethernet, 1553, SERDES, Fiber Optic, CAD
4d
Save
Mark Applied
Hide
Senior Digital Electrical Engineer
Nashua, New Hampshire, United States
$97k-$165k/yr HybridFull Time
4+ YOEBachelor's degree and ~4 years experience, digital circuit and board design, PSPICE and Cadence Allegro experience, eligible for DoD clearance, leadership and test/integration skills.
PSPICE, Cadence Allegro
1w
Save
Mark Applied
Hide
Senior Design Engineer for Active Learning
Allston, Massachusetts, United States
OnsiteFull Time
3+ YOEBS/MS/PhD in design, mechanical, electrical, mechatronics or related field; 3+ years supporting design, prototyping, fabrication, or instructional labs; experience with embedded systems, digital fabrication, CAD/CAM, and public instruction.
Arduino, STM32, ESP32, Raspberry Pi, SolidWorks, Fusion 360, Onshape, Altium, KiCad, MATLAB, Python, CNC
3d
Save
Mark Applied
Hide
BMS Engineer I, Digital Systems Design
Andover, Massachusetts, United States
$68k-$102k/yr HybridFull Time
Design digital systems, automation and communication networks; develop technical documentation and test plans; troubleshoot lab and field system issues; integrate cybersecurity considerations and collaborate with customers.
1mo
Save
Mark Applied
Hide
FPGA Design Engineer II
Needham, Massachusetts, United States
$129k-$166k/yr OnsiteFull Time
3+ YOEBS/MS in related field, 3+ years FPGA/ASIC digital logic design, proficiency in SystemVerilog or VHDL, experience with simulation/debug tools (VCS, Verdi), Linux, strong debugging and communication skills.
SystemVerilog, VHDL, VCS, Verdi, Linux, C, Python, Perl, PCIe, Ethernet, DDR
3w
Save
Mark Applied
Hide
Interconnect Micro-architect/RTL Design Engineer
Austin or Boxborough
$156k-$268k/yr HybridFull Time
Experienced RTL design engineer with strong Verilog/System Verilog skills, knowledge of C/C++ and scripting (Perl or Python), digital/high-speed design understanding, and experience with multi-processor coherency, DFT-friendly RTL and post-silicon debug.
Verilog, System Verilog, C, C++, Perl, Python, x86, ARM
Explore Jobs