HiringCafe
Join our community

30 verification engineer jobs at 8 companies in Davis, CA

2mo
Save
Mark Applied
Hide
ASIC verification engineer
Roseville, California, United States
$120k-$243k/yr OnsiteFull Time
Hewlett Packard Enterprise
Hewlett Packard EnterpriseNYSE: HPE: Provides global edge-to-cloud technology solutions and IT infrastructure services.
6+ YOEBachelor's or Master's in Electrical/Computer Engineering; 6-10 years VLSI design/verification; Verilog/SystemVerilog/UVM; scripting (Python/Perl/TCL); C/C++; EDA/verification tools.
Verilog, SystemVerilog, UVM, Specman, Python, Perl, TCL, C, C++, EDA tools
Job PostingView all
2mo
Save
Mark Applied
Hide
ASIC verification engineer
Roseville, California, United States
$120k-$243k/yr OnsiteFull Time
Hewlett Packard Enterprise
Hewlett Packard EnterpriseNYSE: HPE: Provides edge-to-cloud IT infrastructure and platform services.
6+ YOE Bachelor's or Master in Electrical or Computer Engineering; 6-10 years in VLSI design/verification; scripting and programming experience; strong VLSI knowledge.
Python, Perl, TCL, C, C++, Verilog, SystemVerilog, UVM, Specman
Job PostingView all
2mo
Save
Mark Applied
Hide
ASIC verification engineer
Roseville, California, United States
$120k-$243k/yr OnsiteFull Time
Hewlett Packard Enterprise
Hewlett Packard EnterpriseNYSE: HPE: Providing global edge-to-cloud infrastructure and IT solutions for businesses.
6+ YOE6-10 years in VLSI design/verification; BS/MS in Electrical or Computer Engineering; scripting (Python/Perl/TCL); programming (C/C++); Verilog/SystemVerilog; UVM; knowledge of EDA tools.
Verilog, SystemVerilog, UVM, Python, Perl, TCL, C, C++
Job PostingView all
2mo
Save
Mark Applied
Hide
SMTS Design Verification Engineer
Minneapolis or Boise or Folsom or Richardson or San Jose
$178k-$389k/yr OnsiteFull Time
Micron Technology
Micron TechnologyNASDAQ: MU: Manufacturer of semiconductor memory and data storage products.
6+ YOEBS/MS/PhD in EE/CE or related; 6+ years UVM/SystemVerilog functional verification; experience building UVM testbenches, coverage-driven methodology, protocol/interface verification, RTL/testbench debug, and post-silicon bring-up support.
UVM, SystemVerilog, SystemVerilog Assertions (SVA), JasperGold, VC Formal, Verilog-AMS, Real-number modeling (RNM), ATE
Job PostingView all
2mo
Save
Mark Applied
Hide
Staff Engineer - ASIC Verification
San Jose or Folsom
$145k-$286k/yr OnsiteFull Time
Micron Technology
Micron TechnologyNASDAQ: MU: Designs and manufactures semiconductor memory and data storage solutions.
6+ YOEBS in electrical engineering or computer science; 6-8 years verification; RTL debugging, scoreboarding, and code coverage; test plans and coverage definitions.
SystemVerilog, UVM, C, DDR, PCIe/NVMe, NAND
Job PostingView all
1w
Save
Mark Applied
Hide
IP Design Verification Engineer
Folsom, California, United States
$106k-$149k/yr HybridFull Time
Intel
IntelNasdaq: INTC: Designs and manufactures microprocessors and semiconductor components.
3+ YOEExperience with Verilog/VHDL/SystemVerilog, C/C++/Python, FPGA/emulation, hardware/software debug, computer architecture knowledge; Bachelor's+3yrs or Master's+1yr in electronics/computer engineering.
Verilog, VHDL, SystemVerilog, C, C++, Python, FPGA, VCS, Verdi, DVE, OVM/UVM, logic analyzers, oscilloscopes, protocol analyzers, IA-Core Assembly
Job PostingView all
4w
Save
Mark Applied
Hide
Test Engineer
Byron, California, United States
$118k-$190k/yr OnsiteFull Time
Elroy Air
Elroy Air: Builds autonomous vertical takeoff and landing aircraft for cargo logistics.
2+ YOEBachelor's in engineering, 2+ years test experience in hardware verification or lab testing, hands-on with propulsion/battery/EV systems, DAQ (National Instruments, Dewesoft), proficiency with Python, MATLAB, or LabVIEW, and strong troubleshooting and reporting skills.
National Instruments, Dewesoft, Python, MATLAB, LabVIEW, CAD, DAQ, HIL
Job PostingView all
2mo
Save
Mark Applied
Hide
Principal Systems Design Engineer
Folsom, California, United States
$175k-$300k/yr OnsiteFull Time
AMD
AMDNASDAQ: AMD: Designs and manufactures computer processors and graphics technology.
10+ YOEBachelor's in electrical or computer engineering with 10+ years of experience; strong hardware/software systems design, verification, and leadership skills.
Job PostingView all
20h
Save
Mark Applied
Hide
Principal Engineer, SOC Design
Folsom, California, United States
$199k-$319k/yr OnsiteFull Time
Samsung Semiconductor
Samsung SemiconductorKorea Exchange: 005930: Designs and manufactures memory chips, processors, and sensors.
15+ YOEExtensive SoC architecture and RTL development experience with modern DRAM technologies, verification/debugging skills, FPGA prototyping or silicon bring-up experience, and strong technical leadership.
SystemVerilog, Verilog, FPGA
Job PostingView all
1mo
Save
Mark Applied
Hide
Tech Staff Engineer - Firmware
Roseville, California, United States
$88k-$232k/yr OnsiteFull Time
Microchip Technology
Microchip TechnologyNASDAQ: MCHP: Designs and manufactures microcontrollers and mixed-signal semiconductor solutions.
10+ YOEBS/MS in CS/CE or equivalent, 10+ years embedded systems development and verification, strong C/C++/Python, experience with PCIe/NVMe, secure boot/security firmware, leadership and documentation skills.
C, C++, Python, Rust, ARM Architecture, NVMe, PCIe, Caliptra Open-Source Root-of-Trust, Cadence Palladium, Cadence Protium, Bus/Logic Analyzers, PCIe Exercisers, Git, Perforce, JIRA, Linux, Perl, Agile Scrum, DevOps, Secure Development Life Cycle
Job PostingView all
4w
Save
Mark Applied
Hide
IP Logic Design Engineer
Rancho Cordova, California, United States
$105k-$165k/yr OnsiteFull Time
Solidigm
Solidigm: Develops and manufactures NAND flash memory and solid-state drives.
7+ YOEMS in ECE with 7+ years or BS with 9+ years; expertise in Verilog/SystemVerilog and ASIC flow (RTL, synthesis, STA, ECO); experience with lint, CDC/RDC analysis, verification tools, scripting, and pre/post-silicon debug; 3D NAND experience preferred.
SystemVerilog, Verilog, RTL, synthesis, Static Timing Analysis (STA), ECO, lint tools, CDC/RDC analysis, SystemVerilog Assertions (SVAs), Gate-level simulation (GLS), Design for Testability (DFT)
Job PostingView all

Explore Jobs

Expand Your Job Search